builtin.h 8.42 KB
Newer Older
1
2
3
4
5
6
7
8
9
/*!
 * \file tl/op/builtin.h
 * \brief Builtin intrinsics.
 *
 */

#ifndef TVM_TL_OP_BUILTIN_H_
#define TVM_TL_OP_BUILTIN_H_

10
#include "operator.h"
11
#include <tvm/ir/transform.h>
12
13

namespace tvm {
14
15
16
17
18
19
20
21
/*!
 * \brief Create the TVM intrinsic that initializes a PTX fence barrier.
 *
 * Initializes a PTX fence-style barrier used to coordinate asynchronous memory
 * operations (for example, TMA/TMA_STORE). Returns the Op representing this
 * intrinsic for use in TIR lowering and code generation.
 *
 */
22
namespace tl {
23
24
25

namespace attr {
static constexpr const char *kPaddingMap = "padding_map";
26
27
static constexpr const char *kWarpSpecializationScope =
    "kWarpSpecializationScope";
28
29
static constexpr const char *kCustomWarpSpecialization =
    "kCustomWarpSpecialization";
30
31
} // namespace attr

32
33
static constexpr const char *kDebugMergeSharedMemoryAllocations =
    "tl.debug_merge_shared_memory_allocations";
34
static constexpr const char *kDisableTMALower = "tl.disable_tma_lower";
35
36
static constexpr const char *kDisableSafeMemoryLegalize =
    "tl.disable_safe_memory_legalize";
37
38
static constexpr const char *kDisableWarpSpecialized =
    "tl.disable_warp_specialized";
39
static constexpr const char *kConfigIndexBitwidth = "tl.config_index_bitwidth";
40
41
static constexpr const char *kEnableAggressiveSharedMemoryMerge =
    "tl.enable_aggressive_shared_memory_merge";
42
static constexpr const char *kDisableFastMath = "tl.disable_fast_math";
43
static constexpr const char *kEnableFastMath = "tl.enable_fast_math";
44
45
static constexpr const char *kPtxasRegisterUsageLevel =
    "tl.ptxas_register_usage_level";
46
47
static constexpr const char *kEnablePTXASVerboseOutput =
    "tl.enable_ptxas_verbose_output";
48
static constexpr const char *kDisableShuffleElect = "tl.disable_shuffle_elect";
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
/*!
 * \brief Whether to disable dynamic tail split
 *
 * kDisableDynamicTailSplit = "tl.disable_dynamic_tail_split"
 *
 */
static constexpr const char *kDisableDynamicTailSplit =
    "tl.disable_dynamic_tail_split";

/*!
 * \brief The size of the vectorized dimension in buffer, designed by user
 *
 * For example, if the vectorized dimension is 128 bits and the dtype of buffer
 * A[m, k] is float16, the size of the vectorized dimension (i.e. k) in buffer A
 * should be divisible by 8 (8 = 128 / 16).
 *
 * kDynamicAlignment = "tl.dynamic_alignment"
 *
 */
static constexpr const char *kDynamicAlignment = "tl.dynamic_alignment";

70
71
72
73
74
75
76
77
/*!
 * \brief Get the type of the CUDA tensor map
 *
 * DataType cuTensorMapType()
 *
 */
DataType cuTensorMapType();

78
79
80
/*!
 * \brief tvm intrinsics for TMADescriptor creation for tiled load
 *
81
 * CuTensorMap* create_tma_descriptor(data_type, rank, global_addr,
82
83
 * global_shape..., global_stride..., smem_box..., smem_stride..., interleave,
 * swizzle, l2_promotion, oob_fill)
84
85
 *
 */
86
TVM_DLL const Op &create_tma_descriptor();
87
88
89
90

/*!
 * \brief tvm intrinsics for TMADescriptor creation for image to column load
 *
91
 * CuTensorMap* create_tma_im2col_descriptor(data_type, rank, global_addr,
92
93
94
 * global_shape..., global_stride..., elem_stride..., lower_corner...,
 * upper_corner..., smme_box_pixel, smem_box_channel, interleave, swizzle,
 * l2_promotion, oob_fill)
95
96
 *
 */
97
TVM_DLL const Op &create_tma_im2col_descriptor();
98
99
100
101

/*!
 * \brief Create a list of mbarrier with num_threads
 *
102
 * create_list_of_mbarrier(num_threads0, num_threads1, ...)
103
104
 *
 */
105
TVM_DLL const Op &create_list_of_mbarrier();
106
107
108
109
110
111
112

/*!
 * \brief Get the mbarrier with barrier_id
 *
 * int64_t* GetMBarrier(barrier_id)
 *
 */
113
TVM_DLL const Op &get_mbarrier();
114
115

/*!
116
117
 * \brief tvm intrinsics for loading data from global tensor descriptor to
 * shared memory
118
 *
119
 * tma_load(descriptor, mbarrier, smem_data, coord_0, coord_1, ...)
120
121
 *
 */
122
TVM_DLL const Op &tma_load();
123
124

/*!
125
126
 * \brief tvm intrinsics for loading image from global tensor to columns in
 * shared memory
127
 *
128
 * tma_load(descriptor, mbarrier, smem_data, coord_0, coord_1, ...,
129
 * image_offset, ...)
130
131
 *
 */
132
TVM_DLL const Op &tma_load_im2col();
133
134

/*!
135
136
 * \brief tvm intrinsics for storing data from shared memory to global tensor
 * descriptor
137
 *
138
 * tma_store(descriptor, smem_data, coord_0, coord_1, ...)
139
140
 *
 */
141
TVM_DLL const Op &tma_store();
142

143
144
145
146
147
148
149
150
/*!
 * \brief tvm intrinsics for barrier initialization fence
 *
 * ptx_fence_barrier_init()
 *
 */
const Op &ptx_fence_barrier_init();

151
152
153
/*!
 * \brief tvm intrinsics for mbarrier wait with parity bit
 *
154
 * mbarrier_wait_parity(mbarrier, parity)
155
156
 *
 */
157
TVM_DLL const Op &mbarrier_wait_parity();
158
159
160
161

/*!
 * \brief tvm intrinsics for mbarrier expect tx
 *
162
 * mbarrier_expect_tx(mbarrier, transaction_bytes)
163
164
 *
 */
165
TVM_DLL const Op &mbarrier_expect_tx();
166
167
168
169

/*!
 * \brief tvm intrinsics for ldmatrix
 *
170
 * ptx_ldmatrix(transposed, num, shared_addr, local_addr)
171
172
 *
 */
173
TVM_DLL const Op &ptx_ldmatrix();
174
175
176
177

/*!
 * \brief tvm intrinsics for stmatrix
 *
178
 * ptx_ldmatrix(transposed, num, shared_addr, int32_values...)
179
180
 *
 */
181
TVM_DLL const Op &ptx_stmatrix();
182

183
184
185
186
187
188
189
190
/*!
 * \brief tvm intrinsic for ptx async copy barrier using
 * cp.async.mbarrier.arrive.noinc
 *
 *  This op is used to represent a ptx async copy barrier operation in tilelang.
 */
TVM_DLL const Op &ptx_cp_async_barrier_noinc();

191
192
193
/*!
 * \brief Pack two b16 value into a b32 value
 *
194
 * int32 pack_b16(b16_value, b16_value)
195
196
 *
 */
197
TVM_DLL const Op &pack_b16();
198
199
200
201
202
203
204

/*!
 * \brief Issue a shared memory fence for async operations
 *
 * FenceProxyAsync()
 *
 */
205
TVM_DLL const Op &fence_proxy_async();
206

207
208
209
/*!
 * \brief Indicate arrival of warp issuing TMA_STORE
 *
210
 * tma_store_arrive()
211
212
 *
 */
213
TVM_DLL const Op &tma_store_arrive();
214
215
216
217

/*!
 * \brief Wait for TMA_STORE to finish
 *
218
 * tma_store_wait()
219
220
 *
 */
221
TVM_DLL const Op &tma_store_wait();
222

223
224
225
226
227
228
/*!
 * \brief Set reg hint for warp-specialized branched
 *
 * SetMaxNRegInc(num_reg, is_inc)
 *
 */
229
TVM_DLL const Op &set_max_nreg();
230

231
232
233
/*!
 * \brief No set reg hint for warp-specialized branched
 *
234
 * no_set_max_nreg()
235
236
 *
 */
237
TVM_DLL const Op &no_set_max_nreg();
238

239
240
241
/*!
 * \brief Wait the previous wgmma to finish
 *
242
 * wait_wgmma(num_mma)
243
244
 *
 */
245
TVM_DLL const Op &wait_wgmma();
246

247
248
249
250
251
252
/*!
 * \brief Synchronize all threads in a grid
 *
 * sync_grid()
 *
 */
253
TVM_DLL const Op &sync_grid();
254
255
256
257
258
259
260

/*!
 * \brief tvm intrinsic for loop continue
 *
 * loop_break()
 *
 */
261
TVM_DLL const Op &loop_break();
262

263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
/*!
 * \brief tvm intrinsic for amd matrix core mfma instructions.
 *
 *  void tvm_mfma(StringImm shape, StringImm A_layout, StringImm B_layout,
 *               StringImm A_dtype, StringImm B_dtype, StringImm C_dtype,
 *               Var multiplicand_a, Expr a_index,
 *               Var multiplicand_b, Expr b_index,
 *               Var accumulator, Expr c_index);
 */
TVM_DLL const Op &tvm_mfma();

/*!
 * \brief tvm intrinsic for storing the result of AMD MFMA into a destination
 * pointer.
 *
 *        There is no real instruction that does that, but we want to hide
 * details of complex index manipulation behind this intrinsic to simplify TIR
 * lowering passes (e.g. LowerWarpMemory) like cuda ptx backend does.
 *
 * void tvm_mfma_store(IntImm m, IntImm n, Var dst_ptr, Var src_ptr, Expr
 * src_offset, Var dst_stride);
 */
TVM_DLL const Op &tvm_mfma_store();

/*!
 * \brief tvm intrinsic for amd rdna matrix core instructions.
 *
 *  void tvm_rdna_wmma(StringImm shape, StringImm A_layout, StringImm B_layout,
 *               StringImm A_dtype, StringImm B_dtype, StringImm C_dtype,
 *               Var multiplicand_a, Expr a_index,
 *               Var multiplicand_b, Expr b_index,
 *               Var accumulator, Expr c_index);
 */
TVM_DLL const Op &tvm_rdna_wmma();

/*!
 * \brief tvm intrinsic for storing the result of AMD RDNA WMMA into a
 * destination pointer.
 *
 *        There is no real instruction that does that, but we want to hide
 * details of complex index manipulation behind this intrinsic to simplify TIR
 * lowering passes (e.g. LowerWarpMemory) like cuda ptx backend does.
 *
 * void tvm_rdna_wmma_store(IntImm m, IntImm n, Var dst_ptr, Var src_ptr, Expr
 * src_offset, Var dst_stride);
 */
TVM_DLL const Op &tvm_rdna_wmma_store();

311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
/*!
 * \brief tilelang intrinsic for general matrix multiplication (GEMM).
 *
 *  This op is used to represent a generic GEMM operation in tilelang.
 */
TVM_DLL const Op &tl_gemm();

/*!
 * \brief tilelang intrinsic for sparse matrix multiplication (GEMM with
 * sparsity).
 *
 *  This op is used to represent a sparse GEMM operation in tilelang.
 */
TVM_DLL const Op &tl_gemm_sp();

326
327
328
329
330
331
332
/*!
 * \brief tilelang intrinsic for shuffle elect.
 *
 *  This op is used to represent a shuffle elect operation in tilelang.
 */
TVM_DLL const Op &tl_shuffle_elect();

333
334
} // namespace tl
} // namespace tvm
335

336
#endif //  TVM_TL_OP_BUILTIN_H_