Skip to content

GitLab

Commit 232952d8 authored by Hejing Li's avatar Hejing Li
Browse files

add gem5 system clock arg

parent a9459e43
Hide whitespace changes
Inline Side-by-side
Showing with 2 additions and 1 deletion
experiments/modes/simulators.py
View file @ 232952d8
...@@ -141,6 +141,7 @@ class QemuHost(HostSim): ...@@ -141,6 +141,7 @@ class QemuHost(HostSim):
class Gem5Host(HostSim): class Gem5Host(HostSim):
cpu_type_cp = 'X86KvmCPU' cpu_type_cp = 'X86KvmCPU'
cpu_type = 'TimingSimpleCPU' cpu_type = 'TimingSimpleCPU'
sys_clock = '1GHz'
def set_config(self, nc): def set_config(self, nc):
...@@ -164,7 +165,7 @@ class Gem5Host(HostSim): ...@@ -164,7 +165,7 @@ class Gem5Host(HostSim):
cmd = (f'{env.gem5_path} --outdir={env.gem5_outdir(self)} ' cmd = (f'{env.gem5_path} --outdir={env.gem5_outdir(self)} '
f'{env.gem5_py_path} --caches --l2cache --l3cache ' f'{env.gem5_py_path} --caches --l2cache --l3cache '
'--l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l3_size=32MB ' '--l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l3_size=32MB '
f'--cacheline_size=64 --cpu-clock={self.cpu_freq} ' f'--cacheline_size=64 --cpu-clock={self.cpu_freq} --sys-clock={self.sys_clock} '
f'--checkpoint-dir={env.gem5_cpdir(self)} ' f'--checkpoint-dir={env.gem5_cpdir(self)} '
f'--kernel={env.gem5_kernel_path} ' f'--kernel={env.gem5_kernel_path} '
f'--disk-image={env.hd_raw_path(self.node_config.disk_image)} ' f'--disk-image={env.hd_raw_path(self.node_config.disk_image)} '
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment