GitLab

Fix the memory coherency model with Navi 4x due to hipDeviceMallocUncached flag when allocating fine grained memory
Signed-off-by: Oliveira, Daniel <daniel.oliveira@amd.com>

Co-authored-by: Weile <weile.wei@amd.com>

* Added BLOCKSIZES to a2asweep preset to allow sweeping over threadblock sizes
* Fixing src initialization when using BYTE_OFFSET
* Adding FILL_COMPRESS functionality to allow for different input data patterns
* Updating CHANGELOG regarding GFX_BLOCKSIZE limit increase to 1024

* Fixing issue with P memory type and use of DMA subexecutor
* CMake builds require explicit opt-in by setting NIC_EXEC_ENABLE=1
* Removing self-GPU check for DMA engine copies
* [BUILD] Add new GPU targets and switch to amdclang++ (#187)
* [BUILD] Add gfx950, gfx1150, and gfx1151 targets
* [BUILD] Modify CMake to use amdclang++
* [BUILD] Modify Makefile to use amdclang++
* [GIT] Updated CHANGELOG and .gitignore
* Adding HBM testing to healthcheck preset
* Tweaking HBM tests to occur first, and provide more info during VERBOSE=1
* Fixing timing reporting issues with NUM_SUBITERATIONS
* [BUILD] Simplify Makefile (#190)
* Combines steps for compilation and linking
* Does not rebuild if no change to source code

* Updating CHANGELOG

---------
Co-authored-by: Nilesh M Negi <Nilesh.Negi@amd.com>

* Adding non-temporal loads and stores via GFX_TEMPORAL
* Adding additional summary details to a2a preset
* Add SHOW_MIN_ONLY for a2asweep preset
* Adding new P CPU memory type which is indexed by closest GPU

Co-authored-by: Mustafa Abduljabbar <mustafa.abduljabbar@amd.com>

Adding NIC execution capabilities, various bug fixes introduced by header-only-library refactor
---------
Co-authored-by: Mustafa Abduljabbar <mustafa.abduljabbar@amd.com>

* Removing C++20 dependencies, modified how version is reported
* Changing GFX_SINGLE_TEAM=0 by default