i40e_adminq.cc 14.1 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
#include <stdlib.h>
#include <string.h>
#include <cassert>
#include <iostream>

#include "i40e_bm.h"

#include "i40e_base_wrapper.h"

using namespace i40e;

extern nicbm::Runner *runner;

queue_admin_tx::queue_admin_tx(i40e_bm &dev_, uint64_t &reg_base_,
        uint32_t &reg_len_, uint32_t &reg_head_, uint32_t &reg_tail_)
16
    : queue_base("atx", reg_head_, reg_tail_), dev(dev_), reg_base(reg_base_),
17
18
19
    reg_len(reg_len_)
{
    desc_len = 32;
20
    ctxs_init();
21
22
}

23
24
25
26
27
28
29
30
31
32
33
queue_base::desc_ctx &queue_admin_tx::desc_ctx_create()
{
    return *new admin_desc_ctx(*this, dev);
}

void queue_admin_tx::reg_updated()
{
    base = reg_base;
    len = (reg_len & I40E_GL_ATQLEN_ATQLEN_MASK) >> I40E_GL_ATQLEN_ATQLEN_SHIFT;

    if (!enabled  && (reg_len & I40E_GL_ATQLEN_ATQENABLE_MASK)) {
34
35
36
37
#ifdef DEBUG_ADMINQ
        std::cerr << "atq: enable base=" << base << " len=" << len <<
            std::endl;
#endif
38
39
        enabled = true;
    } else if (enabled && !(reg_len & I40E_GL_ATQLEN_ATQENABLE_MASK)) {
40
41
42
#ifdef DEBUG_ADMINQ
        std::cerr << "atq: disable" << std::endl;
#endif
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
        enabled = false;
    }

    queue_base::reg_updated();
}

queue_admin_tx::admin_desc_ctx::admin_desc_ctx(queue_admin_tx &queue_,
        i40e_bm &dev_)
    : i40e::queue_base::desc_ctx(queue_), aq(queue_), dev(dev_)
{
    d = reinterpret_cast <struct i40e_aq_desc *> (desc);
}

void queue_admin_tx::admin_desc_ctx::data_written(uint64_t addr, size_t len)
{
    processed();
}

void queue_admin_tx::admin_desc_ctx::desc_compl_prepare(uint16_t retval,
62
63
64
65
66
67
68
69
70
        uint16_t extra_flags)
{
    d->flags &= ~0x1ff;
    d->flags |= I40E_AQ_FLAG_DD | I40E_AQ_FLAG_CMP | extra_flags;
    if (retval)
        d->flags |= I40E_AQ_FLAG_ERR;
    d->retval = retval;
}

71
72
void queue_admin_tx::admin_desc_ctx::desc_complete(uint16_t retval,
        uint16_t extra_flags)
73
{
74
75
    desc_compl_prepare(retval, extra_flags);
    processed();
76
77
}

78
79
void queue_admin_tx::admin_desc_ctx::desc_complete_indir(uint16_t retval,
        const void *data, size_t len, uint16_t extra_flags, bool ignore_datalen)
80
{
81
    if (!ignore_datalen && len > d->datalen) {
82
83
84
85
86
87
        std::cerr << "queue_admin_tx::desc_complete_indir: data too long ("
            << len << ") got buffer for (" << d->datalen << ")" << std::endl;
        abort();
    }
    d->datalen = len;

88
    desc_compl_prepare(retval, extra_flags);
89
90
91

    uint64_t addr = d->params.external.addr_low |
        (((uint64_t) d->params.external.addr_high) << 32);
92
    data_write(addr, len, data);
93
94
}

95
void queue_admin_tx::admin_desc_ctx::prepare()
96
{
97
98
99
    if ((d->flags & I40E_AQ_FLAG_RD)) {
        uint64_t addr = d->params.external.addr_low |
            (((uint64_t) d->params.external.addr_high) << 32);
100
101
102
103
#ifdef DEBUG_ADMINQ
        std::cerr << "atq: desc with buffer opc=" << d->opcode << " addr=" <<
            addr << std::endl;
#endif
104
105
106
107
108
        data_fetch(addr, d->datalen);
    } else {
        prepared();
    }
}
109

110
111
void queue_admin_tx::admin_desc_ctx::process()
{
112
113
114
#ifdef DEBUG_ADMINQ
    std::cerr << "atq: descriptor " << index << " fetched" << std::endl;
#endif
115
116

    if (d->opcode == i40e_aqc_opc_get_version) {
117
118
119
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  get version" << std::endl;
#endif
120
121
122
123
124
125
126
127
128
        struct i40e_aqc_get_version *gv =
            reinterpret_cast<struct i40e_aqc_get_version *>(d->params.raw);
        gv->rom_ver = 0;
        gv->fw_build = 0;
        gv->fw_major = 0;
        gv->fw_minor = 0;
        gv->api_major = I40E_FW_API_VERSION_MAJOR;
        gv->api_minor = I40E_FW_API_VERSION_MINOR_X710;

129
        desc_complete(0);
130
    } else if (d->opcode == i40e_aqc_opc_request_resource) {
131
132
133
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  request resource" << std::endl;
#endif
134
135
136
137
        struct i40e_aqc_request_resource *rr =
            reinterpret_cast<struct i40e_aqc_request_resource *>(
                    d->params.raw);
        rr->timeout = 180000;
138
139
140
141
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:    res_id=" << rr->resource_id << std::endl;
        std::cerr << "atq:    res_nu=" << rr->resource_number << std::endl;
#endif
142
        desc_complete(0);
143
    } else if (d->opcode == i40e_aqc_opc_release_resource) {
144
145
146
147
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  release resource" << std::endl;
#endif
#ifdef DEBUG_ADMINQ
148
149
150
        struct i40e_aqc_request_resource *rr =
            reinterpret_cast<struct i40e_aqc_request_resource *>(
                    d->params.raw);
151
152
153
        std::cerr << "atq:    res_id=" << rr->resource_id << std::endl;
        std::cerr << "atq:    res_nu=" << rr->resource_number << std::endl;
#endif
154
        desc_complete(0);
155
    } else if (d->opcode == i40e_aqc_opc_clear_pxe_mode)  {
156
157
158
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  clear PXE mode" << std::endl;
#endif
159
        dev.regs.gllan_rctl_0 &= ~I40E_GLLAN_RCTL_0_PXE_MODE_MASK;
160
        desc_complete(0);
161
162
163
    } else if (d->opcode == i40e_aqc_opc_list_func_capabilities ||
            d->opcode == i40e_aqc_opc_list_dev_capabilities)
    {
164
165
166
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  get dev/fun caps" << std::endl;
#endif
167
168
169
170
171
172
173
174
175
        struct i40e_aqc_list_capabilites *lc =
            reinterpret_cast<struct i40e_aqc_list_capabilites *>(
                    d->params.raw);

        struct i40e_aqc_list_capabilities_element_resp caps[] = {
            { I40E_AQ_CAP_ID_RSS, 1, 0, 512, 6, 0, {} },
            { I40E_AQ_CAP_ID_RXQ, 1, 0, dev.NUM_QUEUES, 0, 0, {} },
            { I40E_AQ_CAP_ID_TXQ, 1, 0, dev.NUM_QUEUES, 0, 0, {} },
            { I40E_AQ_CAP_ID_MSIX, 1, 0, dev.NUM_PFINTS, 0, 0, {} },
176
177
            { I40E_AQ_CAP_ID_VSI, 1, 0, dev.NUM_VSIS, 0, 0, {} },
            { I40E_AQ_CAP_ID_DCB, 1, 0, 1, 1, 1, {} },
178
179
180
181
        };
        size_t num_caps = sizeof(caps) / sizeof(caps[0]);

        if (sizeof(caps) <= d->datalen) {
182
183
184
#ifdef DEBUG_ADMINQ
            std::cerr << "atq:    data fits" << std::endl;
#endif
185
186
            // data fits within the buffer
            lc->count = num_caps;
187
            desc_complete_indir(0, caps, sizeof(caps));
188
        } else {
189
190
191
#ifdef DEBUG_ADMINQ
            std::cerr << "atq:    data doesn't fit" << std::endl;
#endif
192
193
            // data does not fit
            d->datalen = sizeof(caps);
194
            desc_complete(I40E_AQ_RC_ENOMEM);
195
196
        }
    } else if (d->opcode == i40e_aqc_opc_lldp_stop) {
197
198
199
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  lldp stop" << std::endl;
#endif
200
        desc_complete(0);
201
    } else if (d->opcode == i40e_aqc_opc_mac_address_read) {
202
203
204
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  read mac" << std::endl;
#endif
205
206
207
208
209
210
        struct i40e_aqc_mac_address_read *ar =
            reinterpret_cast<struct i40e_aqc_mac_address_read *>(
                    d->params.raw);

        struct i40e_aqc_mac_address_read_data ard;
        uint64_t mac = runner->get_mac_addr();
211
212
213
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:    mac = " << mac << std::endl;
#endif
214
215
216
217
        memcpy(ard.pf_lan_mac, &mac, 6);
        memcpy(ard.port_mac, &mac, 6);

        ar->command_flags = I40E_AQC_LAN_ADDR_VALID | I40E_AQC_PORT_ADDR_VALID;
218
        desc_complete_indir(0, &ard, sizeof(ard));
219
    } else if (d->opcode == i40e_aqc_opc_get_phy_abilities) {
220
221
222
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  get phy abilities" << std::endl;
#endif
223
224
225
226
227
228
229
230
231
232
233
234
        struct i40e_aq_get_phy_abilities_resp par;
        memset(&par, 0, sizeof(par));

        par.phy_type = (1ULL << I40E_PHY_TYPE_40GBASE_CR4_CU);
        par.link_speed = I40E_LINK_SPEED_40GB;
        par.abilities = I40E_AQ_PHY_LINK_ENABLED |
            I40E_AQ_PHY_AN_ENABLED;
        par.eee_capability = 0;

        d->params.external.param0 = 0;
        d->params.external.param1 = 0;

235
        desc_complete_indir(0, &par, sizeof(par), 0, true);
236
    } else if (d->opcode == i40e_aqc_opc_get_link_status) {
237
238
239
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  link status" << std::endl;
#endif
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
        struct i40e_aqc_get_link_status *gls =
            reinterpret_cast<struct i40e_aqc_get_link_status *>(
                    d->params.raw);

        gls->command_flags &= I40E_AQ_LSE_IS_ENABLED; // should actually return
                                                      // status of link status
                                                      // notification
        gls->phy_type = I40E_PHY_TYPE_40GBASE_CR4_CU;
        gls->link_speed = I40E_LINK_SPEED_40GB;
        gls->link_info = I40E_AQ_LINK_UP_FUNCTION | I40E_AQ_LINK_UP_PORT |
            I40E_AQ_MEDIA_AVAILABLE | I40E_AQ_SIGNAL_DETECT;
        gls->an_info = I40E_AQ_AN_COMPLETED | I40E_AQ_LP_AN_ABILITY; // might need qualified module
        gls->ext_info = 0;
        gls->loopback = I40E_AQ_LINK_POWER_CLASS_4 << I40E_AQ_PWR_CLASS_SHIFT_LB;
        gls->max_frame_size = dev.MAX_MTU;
        gls->config = I40E_AQ_CONFIG_CRC_ENA;

257
        desc_complete(0);
258
    } else if (d->opcode == i40e_aqc_opc_get_switch_config) {
259
260
261
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  get switch config" << std::endl;
#endif
262
263
264
        struct i40e_aqc_switch_seid *sw = reinterpret_cast<
            struct i40e_aqc_switch_seid *>(d->params.raw);
        struct i40e_aqc_get_switch_config_header_resp hr;
265
        /* Not sure why dpdk doesn't like this?
266
        struct i40e_aqc_switch_config_element_resp els[] = {
267
268
            // EMC
            { I40E_AQ_SW_ELEM_TYPE_EMP, I40E_AQ_SW_ELEM_REV_1, 1, 513, 0, {},
269
                I40E_AQ_CONN_TYPE_REGULAR, 0, 0},
270
271
            // MAC
            { I40E_AQ_SW_ELEM_TYPE_MAC, I40E_AQ_SW_ELEM_REV_1, 2, 0, 0, {},
272
273
                I40E_AQ_CONN_TYPE_REGULAR, 0, 0},
            // PF
274
275
276
277
278
279
280
281
282
283
284
285
            { I40E_AQ_SW_ELEM_TYPE_PF, I40E_AQ_SW_ELEM_REV_1, 16, 512, 0, {},
                I40E_AQ_CONN_TYPE_REGULAR, 0, 0},
            // VSI PF
            { I40E_AQ_SW_ELEM_TYPE_VSI, I40E_AQ_SW_ELEM_REV_1, 512, 2, 16, {},
                I40E_AQ_CONN_TYPE_REGULAR, 0, 0},
            // VSI PF
            { I40E_AQ_SW_ELEM_TYPE_VSI, I40E_AQ_SW_ELEM_REV_1, 513, 2, 1, {},
                I40E_AQ_CONN_TYPE_REGULAR, 0, 0},
        };*/
        struct i40e_aqc_switch_config_element_resp els[] = {
            // VSI PF
            { I40E_AQ_SW_ELEM_TYPE_VSI, I40E_AQ_SW_ELEM_REV_1, 512, 2, 16, {},
286
287
288
                I40E_AQ_CONN_TYPE_REGULAR, 0, 0},
        };

289

290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
        // find start idx
        size_t cnt = sizeof(els) / sizeof(els[0]);
        size_t first = 0;
        for (first = 0; first < cnt && els[first].seid < sw->seid; first++);

        // figure out how many fit in the buffer
        size_t max = (d->datalen - sizeof(hr)) / sizeof(els[0]);
        size_t report = cnt - first;
        if (report > max) {
            report = max;
            sw->seid = els[first + report].seid;
        } else {
            sw->seid = 0;
        }

        // prepare header
        memset(&hr, 0, sizeof(hr));
        hr.num_reported = report;
        hr.num_total = cnt;
309
310
311
312
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:    report=" << report << " cnt=" << cnt <<
            "  seid=" << sw->seid << std::endl;
#endif
313
314
315
316
317
318
319

        // create temporary contiguous buffer
        size_t buflen = sizeof(hr) + sizeof(els[0]) * report;
        uint8_t buf[buflen];
        memcpy(buf, &hr, sizeof(hr));
        memcpy(buf + sizeof(hr), els + first, sizeof(els[0]) * report);

320
        desc_complete_indir(0, buf, buflen);
321
    } else if (d->opcode == i40e_aqc_opc_set_switch_config) {
322
323
324
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  set switch config" << std::endl;
#endif
325
326
327
328
329
330
        /* TODO: lots of interesting things here like l2 filtering etc. that are
         * relevant.
        struct i40e_aqc_set_switch_config *sc =
            reinterpret_cast<struct i40e_aqc_set_switch_config *>(
                    d->params.raw);
        */
331
        desc_complete(0);
332
    } else if (d->opcode == i40e_aqc_opc_get_vsi_parameters) {
333
334
335
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  get vsi parameters" << std::endl;
#endif
Antoine Kaufmann's avatar
Antoine Kaufmann committed
336
        /*struct i40e_aqc_add_get_update_vsi *v =
337
            reinterpret_cast<struct i40e_aqc_add_get_update_vsi *>(
Antoine Kaufmann's avatar
Antoine Kaufmann committed
338
                    d->params.raw);*/
339
340
341
342
343
344
345

        struct i40e_aqc_vsi_properties_data pd;
        memset(&pd, 0, sizeof(pd));
        pd.valid_sections |= I40E_AQ_VSI_PROP_SWITCH_VALID |
            I40E_AQ_VSI_PROP_QUEUE_MAP_VALID |
            I40E_AQ_VSI_PROP_QUEUE_OPT_VALID |
            I40E_AQ_VSI_PROP_SCHED_VALID;
346
        desc_complete_indir(0, &pd, sizeof(pd));
347
    } else if (d->opcode == i40e_aqc_opc_update_vsi_parameters) {
348
349
350
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  update vsi parameters" << std::endl;
#endif
351
        /* TODO */
352
        desc_complete(0);
353
    } else if (d->opcode == i40e_aqc_opc_set_dcb_parameters) {
354
355
356
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  set dcb parameters" << std::endl;
#endif
357
        /* TODO */
358
        desc_complete(0);
359
    } else if (d->opcode == i40e_aqc_opc_configure_vsi_bw_limit) {
360
361
362
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  configure vsi bw limit" << std::endl;
#endif
363
        desc_complete(0);
364
    } else if (d->opcode == i40e_aqc_opc_query_vsi_bw_config) {
365
366
367
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  query vsi bw config" << std::endl;
#endif
368
369
370
371
        struct i40e_aqc_query_vsi_bw_config_resp bwc;
        memset(&bwc, 0, sizeof(bwc));
        for (size_t i = 0; i < 8; i++)
            bwc.qs_handles[i] = 0xffff;
372
        desc_complete_indir(0, &bwc, sizeof(bwc));
373
    } else if (d->opcode == i40e_aqc_opc_query_vsi_ets_sla_config) {
374
375
376
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  query vsi ets sla config" << std::endl;
#endif
377
378
379
380
        struct i40e_aqc_query_vsi_ets_sla_config_resp sla;
        memset(&sla, 0, sizeof(sla));
        for (size_t i = 0; i < 8; i++)
            sla.share_credits[i] = 127;
381
        desc_complete_indir(0, &sla, sizeof(sla));
382
    } else if (d->opcode == i40e_aqc_opc_remove_macvlan) {
383
384
385
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  remove macvlan" << std::endl;
#endif
386
387
388
389
390
391
392
393
        struct i40e_aqc_macvlan *m = reinterpret_cast<
            struct i40e_aqc_macvlan *>(d->params.raw);
        struct i40e_aqc_remove_macvlan_element_data *rve =
            reinterpret_cast<struct i40e_aqc_remove_macvlan_element_data *>(
                    data);
        for (uint16_t i = 0; i < m->num_addresses; i++)
            rve[i].error_code = I40E_AQC_REMOVE_MACVLAN_SUCCESS;

394
        desc_complete_indir(0, data, d->datalen);
395
    } else {
396
397
398
#ifdef DEBUG_ADMINQ
        std::cerr << "atq:  uknown opcode=" << d->opcode << std::endl;
#endif
399
400
        //desc_complete(I40E_AQ_RC_ESRCH);
        desc_complete(0);
401
402
    }
}