Commits · fcb9df99bd7d0e532bcf2891db2a85bd927605fe · OpenDAS / vllm_cscc

25 Jan, 2026 1 commit
- [Perf][Kernel] Optimize FP4 quantization kernels (SM100F) (#32520) · fcb9df99
  Roberto L. Castro authored Jan 25, 2026
```
Signed-off-by: LopezCastroRoberto <rocastro@redhat.com>
```
  fcb9df99
21 Jan, 2026 1 commit
- [MoE Refactor] Oracle Select FP8+NVFP4 Kernels In Priority (#32414) · 42135d68
  Robert Shaw authored Jan 21, 2026
  
  42135d68
12 Jan, 2026 1 commit
- [Misc][BE] Type coverage for vllm/compilation [3/3] (#31748) · ad8818bb
  Lucas Kabela authored Jan 12, 2026
```
Signed-off-by: Lucas Kabela <lucaskabela@meta.com>
```
  ad8818bb
22 Oct, 2025 1 commit
- [torch.compile] Enable silu_mul_fp8_quant fusion without custom ops enabled (#27146) · ab3e8004
  Jiangyun Zhu authored Oct 22, 2025
```
Signed-off-by: zjy0516 <riverclouds.zhu@qq.com>
```
  ab3e8004
05 Oct, 2025 1 commit
- Convert formatting to use `ruff` instead of `yapf` + `isort` (#26247) · d6953beb
  Harry Mellor authored Oct 05, 2025
```
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
```
  d6953beb
22 Sep, 2025 1 commit

[torch.compile] Cleanup compilation tests and custom passes, add debug utils,... · d5e0fca2

Luka Govedič authored Sep 22, 2025


[torch.compile] Cleanup compilation tests and custom passes, add debug utils, fix DCE bug (#23091), fix test (#24376), and prep for custom op matching (#24604) (#24542)
Signed-off-by: Luka Govedič <lgovedic@redhat.com>
Signed-off-by: luka <lgovedic@redhat.com>
Signed-off-by: Luka Govedič <ProExpertProg@users.noreply.github.com>

d5e0fca2

30 Aug, 2025 1 commit
- [CI] Fix broken compile tests due to unsupported SiluMul+Nvfp4Quant fusion (#23973) · 9748c519
  Yong Hoon Shin authored Aug 30, 2025
```
Signed-off-by: Yong Hoon Shin <yhshin@meta.com>
Co-authored-by: Roger Wang <hey@rogerw.io>
```
  9748c519
28 Aug, 2025 2 commits

[NVIDIA] Support SiluMul + NVFP4 quant fusion (#23671) · 16a45b3a

elvischenv authored Aug 29, 2025


Signed-off-by: jindih <jindih@nvidia.com>
Signed-off-by: elvischenv <219235043+elvischenv@users.noreply.github.com>
Co-authored-by: jindih <jindih@nvidia.com>
Co-authored-by: Michael Goin <mgoin64@gmail.com>
Co-authored-by: Luka Govedic <lgovedic@redhat.com>

16a45b3a

[Bugfix] Add fake mode around passes (#23349) · db74d604
Angela Yi authored Aug 28, 2025
```
Signed-off-by: angelayi <yiangela7@gmail.com>
```
db74d604

03 Jun, 2025 1 commit
- [Misc] Add SPDX-FileCopyrightText (#19100) · 02f0c7b2
  Simon Mo authored Jun 03, 2025
```
Signed-off-by: simon-mo <simon.mo@hey.com>
```
  02f0c7b2
14 May, 2025 1 commit
- [AMD][torch.compile] Enable silu+fp8_quant fusion for rocm (#18082) · 7b2f28de
  Charlie Fu authored May 14, 2025
```
Signed-off-by: charlifu <charlifu@amd.com>
```
  7b2f28de
01 May, 2025 1 commit

[torch.compile] Add torch inductor pass for fusing silu_and_mul with... · 460a2b11

Sage Moore authored May 01, 2025


[torch.compile] Add torch inductor pass for fusing silu_and_mul with subsequent scaled_fp8_quant operations (#10867)
Signed-off-by: Sage Moore <sage@neuralmagic.com>

460a2b11