Commits · 2176778cd384ca930ebcf5c0630f7bbefe4a9aad · OpenDAS / vllm_cscc

06 Nov, 2025 1 commit
- [CPU] Enable torch profiling (#28130) · 3755c145
  Aditya Tewari authored Nov 06, 2025
```
Signed-off-by: Aditya Tewari <aditya.tewari@arm.com>
```
  3755c145
17 Oct, 2025 1 commit
- [Docs] Replace `rst` style double-backtick with `md` single-backtick (#27091) · 6c9fdbf7
  Harry Mellor authored Oct 17, 2025
```
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
```
  6c9fdbf7
12 Oct, 2025 1 commit
- Update `Optional[x]` -> `x | None` and `Union[x, y]` to `x | y` (#26633) · 8fcaaf6a
  Harry Mellor authored Oct 12, 2025
```
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
```
  8fcaaf6a
05 Oct, 2025 1 commit
- Convert formatting to use `ruff` instead of `yapf` + `isort` (#26247) · d6953beb
  Harry Mellor authored Oct 05, 2025
```
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
```
  d6953beb
25 Sep, 2025 1 commit
- [CPU] update torch 2.8 and fix missing fields in TorchSDPAMetadata (#25652) · eb32335e
  Li, Jiang authored Sep 25, 2025
```
Signed-off-by: jiang1.li <jiang1.li@intel.com>
```
  eb32335e
16 Sep, 2025 1 commit
- [Bugfix] Fix sequence parallelism bug when enable pipeline parallelism (#24021) · 17871983
  cascade authored Sep 15, 2025
```
Signed-off-by: cascade812 <cascade812@outlook.com>
```
  17871983
29 Aug, 2025 1 commit
- [CPU] Enable data parallel for CPU backend (#23903) · ad39106b
  Li, Jiang authored Aug 29, 2025
```
Signed-off-by: jiang1.li <jiang1.li@intel.com>
```
  ad39106b
19 Aug, 2025 1 commit
- [Hardware][IBM Z]Enable v1 for s390x and s390x dockerfile fixes (#22725) · 78dba404
  Nikhil Suryawanshi authored Aug 19, 2025
```
Signed-off-by: Nikhil Suryawanshi <suryawanshin74@gmail.com>
```
  78dba404
18 Aug, 2025 1 commit
- [Misc] refactor function name (#23029) · 08d5f711
  Ning Xie authored Aug 18, 2025
```
Signed-off-by: Andy Xie <andy.xning@gmail.com>
```
  08d5f711
19 Jul, 2025 1 commit
- [bugfix] Fix auto thread-binding when world_size > 1 in CPU backend and refactor code (#21032) · e3a0e43d
  Li, Jiang authored Jul 19, 2025
```
Signed-off-by: jiang1.li <jiang1.li@intel.com>
```
  e3a0e43d
17 Jul, 2025 1 commit
- On environments where numa cannot be detected we get 0 (#21115) · ac9fb732
  Eric Curtin authored Jul 17, 2025
```
Signed-off-by: Eric Curtin <ecurtin@redhat.com>
```
  ac9fb732
09 Jul, 2025 1 commit

[Hardware][PPC64LE] Enable V1 for ppc64le and ARM (#20554) · 6db31e7a

Akash kaothalkar authored Jul 09, 2025


Signed-off-by: Akash Kaothalkar <akash.kaothalkar@ibm.com>
Co-authored-by: Akash Kaothalkar <akash.kaothalkar@ibm.com>
Co-authored-by: Nikhil Gupta <nikhil.gupta2@arm.com>

6db31e7a

07 Jul, 2025 1 commit

[Refactor]Abstract Platform Interface for Distributed Backend and Add xccl... · 6e2c19ce

Yang Yang authored Jul 07, 2025


[Refactor]Abstract Platform Interface for Distributed Backend and Add xccl Support for Intel XPU (#19410)
Signed-off-by: dbyoung18 <yang5.yang@intel.com>
Signed-off-by: Kunshang Ji <kunshang.ji@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>

6e2c19ce

04 Jul, 2025 1 commit
- [Misc] Add SPDX-FileCopyrightText (#20428) · 1caca5a5
  Jee Jee Li authored Jul 04, 2025
```
Signed-off-by: Jee Jee Li <pandaleefree@gmail.com>
```
  1caca5a5
10 Jun, 2025 1 commit
- Automatically bind CPU OMP Threads of a rank to CPU ids of a NUMA node. (#17930) · 9368cc90
  Louie Tsai authored Jun 09, 2025
```
Signed-off-by: Tsai, Louie <louie.tsai@intel.com>
Co-authored-by: Li, Jiang <bigpyj64@gmail.com>
```
  9368cc90
04 Jun, 2025 1 commit
- [CPU] V1 support for the CPU backend (#16441) · 4555143e
  Li, Jiang authored Jun 04, 2025
  
  4555143e