Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Commits
f5d7049c
Unverified
Commit
f5d7049c
authored
Jan 28, 2026
by
linhaifeng
Committed by
GitHub
Jan 27, 2026
Browse files
[Bugfix] Fix display error (inconsistent with context) (#33020)
Signed-off-by:
linhaifeng
<
1371675203@qq.com
>
parent
3c3c547c
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
vllm/engine/arg_utils.py
vllm/engine/arg_utils.py
+2
-2
No files found.
vllm/engine/arg_utils.py
View file @
f5d7049c
...
@@ -1951,13 +1951,13 @@ class EngineArgs:
...
@@ -1951,13 +1951,13 @@ class EngineArgs:
CpuArchEnum
.
RISCV
,
CpuArchEnum
.
RISCV
,
):
):
logger
.
info
(
logger
.
info
(
"Chunked prefill is not supported for
ARM and
POWER, "
"Chunked prefill is not supported for POWER, "
"S390X and RISC-V CPUs; "
"S390X and RISC-V CPUs; "
"disabling it for V1 backend."
"disabling it for V1 backend."
)
)
self
.
enable_chunked_prefill
=
False
self
.
enable_chunked_prefill
=
False
logger
.
info
(
logger
.
info
(
"Prefix caching is not supported for
ARM and
POWER, "
"Prefix caching is not supported for POWER, "
"S390X and RISC-V CPUs; "
"S390X and RISC-V CPUs; "
"disabling it for V1 backend."
"disabling it for V1 backend."
)
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment