Unverified Commit d0bc2f81 authored by Yuqi Zhang's avatar Yuqi Zhang Committed by GitHub
Browse files

[Bugfix] Add half type support in reshape_and_cache_cpu_impl on x86 cpu platform (#18430)


Signed-off-by: default avatarYuqi Zhang <yuqizhang@google.com>
Co-authored-by: default avatarYuqi Zhang <yuqizhang@google.com>
parent b046cf79
......@@ -19,6 +19,7 @@ namespace vec_op {
#define VLLM_DISPATCH_CASE_FLOATING_TYPES_FP8(...) \
AT_DISPATCH_CASE(at::ScalarType::Float, __VA_ARGS__) \
AT_DISPATCH_CASE(at::ScalarType::BFloat16, __VA_ARGS__) \
AT_DISPATCH_CASE(at::ScalarType::Half, __VA_ARGS__) \
AT_DISPATCH_CASE(at::ScalarType::Float8_e5m2, __VA_ARGS__)
#define VLLM_DISPATCH_FLOATING_TYPES(TYPE, NAME, ...) \
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment