Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Commits
0e18a5d0
Unverified
Commit
0e18a5d0
authored
Jul 28, 2025
by
Cyrus Leung
Committed by
GitHub
Jul 28, 2025
Browse files
[Misc] Reduce logs for model resolution (#21765)
Signed-off-by:
DarkLight1337
<
tlleungac@connect.ust.hk
>
parent
34a20c49
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
12 additions
and
6 deletions
+12
-6
vllm/config.py
vllm/config.py
+12
-6
No files found.
vllm/config.py
View file @
0e18a5d0
...
...
@@ -949,9 +949,12 @@ class ModelConfig:
runner_type
=
self
.
_get_default_runner_type
(
architectures
)
logger
.
info
(
"Resolved `--runner auto` to `--runner %s`. "
"Pass the value explicitly to silence this message."
,
runner_type
)
# Don't log the most common case
if
runner_type
!=
"generate"
:
logger
.
info
(
"Resolved `--runner auto` to `--runner %s`. "
"Pass the value explicitly to silence this message."
,
runner_type
)
return
runner_type
...
...
@@ -998,9 +1001,12 @@ class ModelConfig:
convert_type
=
self
.
_get_default_convert_type
(
architectures
,
runner_type
)
logger
.
info
(
"Resolved `--convert auto` to `--convert %s`. "
"Pass the value explicitly to silence this message."
,
convert_type
)
# Don't log the most common case
if
convert_type
!=
"none"
:
logger
.
info
(
"Resolved `--convert auto` to `--convert %s`. "
"Pass the value explicitly to silence this message."
,
convert_type
)
return
convert_type
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment