Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Repository
feeb058bd7505e511f3984ccc5e32d866f2ada66
Switch branch/tag
vllm_cscc
vllm
envs.py
Find file
Blame
History
Permalink
[feat]添加VLLM_SPEC_DECODE_EAGER环境变量，用于选择draft model是否强制使用eager模式，在hygon cpu上ds3 mtp提升较大
· 7488257b
王敏
authored
Mar 28, 2025
7488257b
envs.py
25.6 KB
Edit
Web IDE
Replace envs.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace envs.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
