Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Repository
a15a50fc17f9918d2cc457e5ef50310b38c28f5f
Switch branch/tag
vllm_cscc
vllm
engine
arg_utils.py
Find file
Blame
History
Permalink
[CPU] Enable shared-memory based pipeline parallel for CPU backend (#21289)
· a15a50fc
Li, Jiang
authored
Jul 22, 2025
Signed-off-by:
jiang1.li
<
jiang1.li@intel.com
>
a15a50fc
arg_utils.py
80 KB
Edit
Web IDE
Replace arg_utils.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace arg_utils.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
jiang1.li <jiang1.li@intel.com>