Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Repository
7a985548488ddbfa965f9684acf6f1d53f905964
Switch branch/tag
vllm_cscc
tests
models
language
generation
test_common.py
Find file
Blame
History
Permalink
[BugFix] [ROCm]: Bugfix and handle addition case of input for `rocm_aiter_rms_norm` (#17857)
· a810b5b0
TJian
authored
May 11, 2025
Signed-off-by:
tjtanaa
<
tunjian.tan@embeddedllm.com
>
a810b5b0
test_common.py
6.02 KB
Edit
Web IDE
Replace test_common.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace test_common.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
tjtanaa <tunjian.tan@embeddedllm.com>