Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Repository
5dc3538736e40428d388f6980025340f4f7524af
Switch branch/tag
vllm_cscc
vllm
distributed
parallel_state.py
Find file
Blame
History
Permalink
[Bugfix] Avoid src/dst as None in irecv/isend_tensor_dict (#35754)
· 440f0e7d
Li, Jiang
authored
Mar 03, 2026
Signed-off-by:
jiang1.li
<
jiang1.li@intel.com
>
440f0e7d
parallel_state.py
74.6 KB
Edit
Web IDE
Replace parallel_state.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace parallel_state.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
jiang1.li <jiang1.li@intel.com>