Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Repository
5abb1179012268a587043dbc1e5afccb4e41c3a5
Switch branch/tag
vllm_cscc
vllm
lora
layers
row_parallel_linear.py
Find file
Blame
History
Permalink
[Core] Ensure LoRA linear respect the base_layer's tp_size and tp_rank (#25487)
· 5abb1179
Jee Jee Li
authored
Sep 24, 2025
Signed-off-by:
Jee Jee Li
<
pandaleefree@gmail.com
>
5abb1179
row_parallel_linear.py
6.77 KB
Edit
Web IDE
Replace row_parallel_linear.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace row_parallel_linear.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
Jee Jee Li <pandaleefree@gmail.com>