hip_float8_impl.h 10.2 KB
Newer Older
1
2
#pragma once

3
4
5
#if defined(__HIPCC__) && \
    (defined(__gfx940__) || defined(__gfx941__) || defined(__gfx942__))
  #define __HIP__MI300__
6
7
8
#endif

#ifdef __HIPCC__
9
10
11
  #define HIP_FP8_HOST_DEVICE __host__ __device__
  #define HIP_FP8_HOST __host__
  #define HIP_FP8_DEVICE __device__
12
#else
13
14
15
  #define HIP_FP8_HOST_DEVICE
  #define HIP_FP8_HOST
  #define HIP_FP8_DEVICE
16
17
#endif

18
namespace hip_fp8_impl {
19
20

#ifdef __HIP__MI300__
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
HIP_FP8_DEVICE uint8_t to_fp8_from_fp32(float v) {
  uint8_t i8data;
  union {
    float fval;
    uint32_t i32val;
    uint8_t i8val[4];  // NOTE: not endian independent
  } val;

  uint32_t ival = 0;
  val.fval = v;

  if ((val.i32val & 0x7F800000) !=
      0x7F800000) {  /// propagate NAN/INF, no clipping
    val.fval = __builtin_amdgcn_fmed3f(val.fval, 240.0, -240.0);
  }

  ival = __builtin_amdgcn_cvt_pk_fp8_f32(val.fval, val.fval, ival,
                                         false);  // false -> WORD0
  val.i32val = ival;
  i8data = val.i8val[0];

  return i8data;
43
}
44
#endif  // __HIP__MI300__
45

46
HIP_FP8_HOST inline int clz(uint32_t x) { return __builtin_clz(x); }
47
#if defined(__HIPCC__) || defined(__CUDA_ARCH__)
48
HIP_FP8_DEVICE inline int clz(uint32_t x) { return __clz(x); }
49
50
51
#endif

template <int we, int wm, typename T, bool negative_zero_nan, bool clip>
52
53
HIP_FP8_HOST_DEVICE uint8_t to_float8(T _x, bool stoch = false,
                                      uint32_t rng = 0) {
54
#ifdef __HIPCC__
55
  constexpr bool is_half = std::is_same<T, _Float16>::value;
56
#else
57
  constexpr bool is_half = false;
58
#endif
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
  constexpr bool is_float = std::is_same<T, float>::value;
  static_assert(wm + we == 7, "wm+we==7");
  static_assert(is_half || is_float, "Only half and float can be cast to f8");

  const int mfmt = (sizeof(T) == 4) ? 23 : 10;
  uint32_t x;
  if (sizeof(T) == 4) {
    x = reinterpret_cast<uint32_t&>(_x);
  } else {
    x = reinterpret_cast<uint16_t&>(_x);
  }

  uint32_t head, mantissa;
  int exponent, bias;
  uint32_t sign;

  if (sizeof(T) == 4) {
    head = x & 0xFF800000;
    mantissa = x & 0x7FFFFF;
    exponent = (head >> 23) & 0xFF;
    sign = head >> 31;
    bias = 127;
  } else {
    head = x & 0xFC00;
    mantissa = x & 0x3FF;
    exponent = (head >> 10) & 0x1F;
    sign = head >> 15;
    bias = 15;
  }

  uint32_t signed_inf = (sign << 7) + (((1 << we) - 1) << wm);

  // Deal with inf and NaNs
  if (negative_zero_nan) {
93
    if (sizeof(T) == 4) {
94
95
96
      if ((x & 0x7F800000) == 0x7F800000) {
        return 0x80;
      }
97
    } else {
98
99
100
101
      // if(__hisinf(x) || __hisnan(x))
      if ((x & 0x7C00) == 0x7C00) {
        return 0x80;
      }
102
    }
103
  } else {
104
    if (sizeof(T) == 4) {
105
106
107
      if ((x & 0x7F800000) == 0x7F800000) {
        return signed_inf + (mantissa != 0 ? 1 : 0);
      }
108
    } else {
109
110
111
      if ((x & 0x7C00) == 0x7C00) {
        return signed_inf + (mantissa != 0 ? 1 : 0);
      }
112
    }
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
  }
  if (x == 0) {
    return 0;
  }

  // First need to check if it is normal or denorm as there is a difference of
  // implicit 1 Then need to adjust the exponent to align with the F8 exponent,
  // in the meanwhile, shift The mantissa. Then for stochastic rounding, add rng
  // to mantissa and truncate. And for RNE, no need to add rng. Then probably
  // need to check whether there is carry and adjust exponent and mantissa again

  // For IEEE bias mode, the bias is 2^(k-1) -1 where k is the width of exponent
  // bits
  const int f8_bias = (1 << (we - 1)) - 1 + (negative_zero_nan ? 1 : 0);
  const int f8_denormal_act_exponent =
      1 - f8_bias;  // actual exponent of f8 denormal
  // act_exponent is the actual exponent of fp32/fp16 (after subtracting bias)
  // f8_exponent is the converted f8 exponent with bias encoding
  // exponent_diff is the diff between fp32/fp16 exponent and f8 exponent,
  // the difference needs to be adjusted and mantissa shifted
  int act_exponent, f8_exponent, exponent_diff;

  if (exponent == 0) {  // fp32/fp16 is in denormal.
    /* fp32 denormal is below 2^-127 so it is usually not a concern here, we
137
138
139
140
141
142
mostly concern fp16 here. In this case, f8 is usually in denormal. But there
could be exceptions. fp16 denormal has exponent bias 15 while bf8 with NANOO has
exponent bias 16. It means that there are some numbers in fp16 denormal but they
are bf8 (NANOO) normals - smallest bf8 (NANOO) normal is 2^-15. fp16 numbers
where exponent==0 (actual exponent -14) and highest bit of mantissa is 1 are bf8
(NANOO) normal. In this case, the fp16 mantissa should be shift left by 1  */
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
    act_exponent = exponent - bias + 1;
    exponent_diff =
        f8_denormal_act_exponent -
        act_exponent;  // actual exponent is exponent-bias+1 as it is denormal
  } else {             // fp32/fp16 is normal with implicit 1
    act_exponent = exponent - bias;
    if (act_exponent <= f8_denormal_act_exponent) {
      /* This is the case where fp32/fp16 is normal but it is in f8 denormal
range. For example fp8 nanoo mode, denormal exponent is -7, but if the
fp32/fp16 actual exponent is -7, it is actually larger due to the implicit 1,
Therefore it needs to be adjust to -6 and mantissa shift right by 1.
So for fp32/fp16, exponent -8 is the cut point to convert to fp8 nanoo */
      exponent_diff = f8_denormal_act_exponent - act_exponent;
    } else {              // both fp32/fp16 and f8 are in normal range
      exponent_diff = 0;  // exponent_diff=0 does not mean there is no
                          // difference for this case, act_exponent could be
                          // larger. Just that it does not need shift mantissa
160
    }
161
162
163
164
165
166
167
168
169
170
    mantissa += (1 << mfmt);  // Add the implicit 1 into mantissa
  }

  bool midpoint = (mantissa & ((1 << (mfmt - wm + exponent_diff)) - 1)) ==
                  static_cast<uint32_t>(1 << (mfmt - wm + exponent_diff - 1));
  /* This part is a bit tricky. The judgment of whether it is a tie needs to be
 done before we shift right as shift right could rip off some residual part
 and make something not midpoint look like midpoint. For example, the fp16
 number 0x1002 (0 00100 0000000010), it is larger than midpoint, but after
 shift right by 4 bits, it would look like midpoint.
171
172
*/

173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
  if (exponent_diff > 0) {
    mantissa >>= exponent_diff;
  } else if (exponent_diff == -1) {
    mantissa <<= -exponent_diff;
  }
  bool implicit_one = mantissa & (1 << mfmt);
  // if there is no implicit 1, it  means the f8 is denormal and need to adjust
  // to denorm exponent
  f8_exponent = (act_exponent + exponent_diff) /*actual f8 exponent*/ +
                f8_bias - (implicit_one ? 0 : 1);

  // Now we have the exponent and mantissa adjusted
  uint32_t drop_mask = (1 << (mfmt - wm)) - 1;
  bool odd = mantissa & (1 << (mfmt - wm));  // if the least significant bit
                                             // that is not truncated is 1
  mantissa +=
      (stoch ? rng : (midpoint ? (odd ? mantissa : mantissa - 1) : mantissa)) &
      drop_mask;

  // Now we deal with overflow
  if (f8_exponent == 0) {
    if ((1 << mfmt) & mantissa) {
      f8_exponent = 1;  // denormal overflow to become normal, promote exponent
196
    }
197
198
199
200
  } else {
    if ((1 << (mfmt + 1)) & mantissa) {
      mantissa >>= 1;
      f8_exponent++;
201
    }
202
  }
203

204
  mantissa >>= (mfmt - wm);
205

206
207
208
209
210
211
212
213
  // above range: quantize to maximum possible float of the same sign
  const int max_exp = (1 << we) - (negative_zero_nan ? 1 : 2);
  if (f8_exponent > max_exp) {
    if (clip) {
      mantissa = (1 << wm) - 1;
      f8_exponent = max_exp;
    } else {
      return signed_inf;
214
    }
215
216
217
218
219
220
221
  }

  if (f8_exponent == 0 && mantissa == 0) {
    return negative_zero_nan ? 0 : (sign << 7);
  }
  mantissa &= (1 << wm) - 1;
  return (sign << 7) | (f8_exponent << wm) | mantissa;
222
223
224
}

template <int we, int wm, typename T = float, bool negative_zero_nan = true>
225
inline HIP_FP8_HOST_DEVICE T from_float8(uint8_t x) {
226
#ifdef __HIPCC__
227
  constexpr bool is_half = std::is_same<T, _Float16>::value;
228
#else
229
  constexpr bool is_half = false;
230
#endif
231
232
  constexpr bool is_float = std::is_same<T, float>::value;
  static_assert(is_half || is_float, "only half and float are supported");
233

234
235
  constexpr int weo = is_half ? 5 : 8;
  constexpr int wmo = is_half ? 10 : (is_float ? 23 : 7);
236

237
  T fInf, fNegInf, fNaN, fNeg0;
238
239

#ifdef __HIPCC__
240
241
242
243
244
245
246
247
248
249
  if (is_half) {
    const uint16_t ihInf = 0x7C00;
    const uint16_t ihNegInf = 0xFC00;
    const uint16_t ihNaN = 0x7C01;
    const uint16_t ihNeg0 = 0x8000;
    fInf = reinterpret_cast<const _Float16&>(ihInf);
    fNegInf = reinterpret_cast<const _Float16&>(ihNegInf);
    fNaN = reinterpret_cast<const _Float16&>(ihNaN);
    fNeg0 = reinterpret_cast<const _Float16&>(ihNeg0);
  } else
250
#endif
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
      if (is_float) {
    const uint32_t ifInf = 0x7F800000;
    const uint32_t ifNegInf = 0xFF800000;
    const uint32_t ifNaN = 0x7F800001;
    const uint32_t ifNeg0 = 0x80000000;
    fInf = reinterpret_cast<const float&>(ifInf);
    fNegInf = reinterpret_cast<const float&>(ifNegInf);
    fNaN = reinterpret_cast<const float&>(ifNaN);
    fNeg0 = reinterpret_cast<const float&>(ifNeg0);
  }

  if (x == 0) {
    return 0;
  }

  uint32_t sign = x >> 7;
  uint32_t mantissa = x & ((1 << wm) - 1);
  int exponent = (x & 0x7F) >> wm;
  if (negative_zero_nan) {
    if (x == 0x80) {
      return fNaN;
272
    }
273
274
275
  } else {
    if (x == 0x80) {
      return fNeg0;
276
    }
277
278
    if (exponent == ((1 << we) - 1)) {
      return (mantissa == 0) ? (sign ? fNegInf : fInf) : fNaN;
279
    }
280
281
282
283
  }
  typename std::conditional<sizeof(T) == 2, uint16_t, uint32_t>::type retval;
  if (we == 5 && is_half && !negative_zero_nan) {
    retval = x << 8;
284
    return reinterpret_cast<const T&>(retval);
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
  }

  const int exp_low_cutoff =
      (1 << (weo - 1)) - (1 << (we - 1)) + 1 - (negative_zero_nan ? 1 : 0);

  // subnormal input
  if (exponent == 0) {
    // guaranteed mantissa!=0 since cases 0x0 and 0x80 are handled above
    int sh = 1 + clz(mantissa) - (32 - wm);
    mantissa <<= sh;
    exponent += 1 - sh;
    mantissa &= ((1 << wm) - 1);
  }
  exponent += exp_low_cutoff - 1;
  mantissa <<= wmo - wm;

  // subnormal output (occurs when T=half, we=5, negative_zero_nan=true)
  if (exponent <= 0) {
    mantissa |= 1 << wmo;
    mantissa >>= 1 - exponent;
    exponent = 0;
  }

  if (sizeof(T) == 2) {
    retval = (sign << 15) | (exponent << 10) | mantissa;
  } else {
    retval = (sign << 31) | (exponent << 23) | mantissa;
  }
  return reinterpret_cast<const T&>(retval);
314
315
}

316
}  // namespace hip_fp8_impl