"platforms/reference/include/ReferenceKernels.h" did not exist on "4af689c5393a95bc36b8105244de79e018423b0a"
  1. 25 Aug, 2025 1 commit
  2. 07 Aug, 2025 1 commit
  3. 21 Jul, 2025 2 commits
  4. 17 Jul, 2025 1 commit
    • Guangguan's avatar
      Fix for data error and kernel hung because of inflight rdma channel head update · b65b22ed
      Guangguan authored
      
      
      When dispatch/combine, neither sender nor receiver waits
      for the finish of the rdma channel head update, which may
      result in the remaining inflight head update wqes even after
      the kernel finished. Once the infight wqes arrive after the
      rdma channel head buffer cleaning for the next round of
      dispatch/combine, the rdma channel head buffer will be re-
      written to a none-zero value. The rdma sender can reuse the
      data buffer before the rdma receivers consume the date buffer
      because of the wrong rdma channel head, cauing date error and
      kernel hung.
      For performance considering, to overlap the inflight wqes' RTT,
      fix this issue by waiting for all previous inflight wqes to
      complete before cleaning rdma buffers in the next round of
      dispatch/combine.
      Signed-off-by: default avatarGuangguan Wang <guangguan.wang@linux.alibaba.com>
      b65b22ed
  5. 16 Jul, 2025 1 commit
  6. 14 Jul, 2025 2 commits
  7. 10 Jul, 2025 1 commit
  8. 04 Jul, 2025 1 commit
    • Shangyan Zhou's avatar
      Use TMA to optimize internode dispatch. (#276) · a2fa3b73
      Shangyan Zhou authored
      
      
      * Add TMA buffer allocation
      
      * Use TMA for forwarders and NVL receivers
      
      * Use lane 31 to operate TMA.
      
      * Change rdma buffer layout.
      
      * Use TMA to transfer scales also.
      
      * Increase the NVL recv buffer size.
      
      * Disable early stopping.
      
      * Apply similar optimizations on receiver warps.
      
      * Prevent warp divergence.
      
      * Disable aggressive ptx by default.
      
      * Revert using TMA to transfer scales.
      
      * Format.
      
      * Change the layout of dispatch NVL buffer.
      
      * Move topk transformation to recv warps.
      
      * Use TMA to transfer all data in foward warps
      
      * Use TMA to store scales.
      
      * Code lint
      
      ---------
      Co-authored-by: default avatarChenggang Zhao <chenggangz@deepseek.com>
      a2fa3b73
  9. 02 Jul, 2025 1 commit
  10. 27 Jun, 2025 5 commits
  11. 26 Jun, 2025 1 commit
  12. 25 Jun, 2025 1 commit
  13. 24 Jun, 2025 2 commits
  14. 18 Jun, 2025 1 commit
  15. 16 Jun, 2025 1 commit
  16. 13 Jun, 2025 2 commits
  17. 12 Jun, 2025 1 commit
  18. 11 Jun, 2025 1 commit
    • Chenggang Zhao's avatar
      Support Ampere architecture (#204) · b8d90fb7
      Chenggang Zhao authored
      * Update README
      
      * Update `setup.py`
      
      * Fix headers
      
      * Add `DISABLE_NVSHMEM` for APIs
      
      * Fix launch
      
      * Fix TMA settings
      
      * Fix TMA usages
      
      * Fix dlink
      
      * Separate layout kernels
      
      * Update version
      
      * Add `is_sm90_compiled`
      
      * Fix tests
      
      * Add NVLink connection checks
      
      * Update README
      
      * Fix tests
      
      * Add some comments
      
      * Minor fix
      
      * Minor fix
      
      * Fix bugs
      b8d90fb7
  19. 10 Jun, 2025 1 commit
  20. 03 Jun, 2025 1 commit
  21. 28 May, 2025 1 commit
  22. 10 May, 2025 1 commit
  23. 22 Apr, 2025 3 commits
  24. 21 Apr, 2025 2 commits
    • Shangyan Zhou's avatar
      e2c57848
    • moningchen's avatar
      In the Internode Normal Kernel, when using nvshmem ibrc for RDMA data... · 5ab80c28
      moningchen authored
      In the Internode Normal Kernel, when using nvshmem ibrc for RDMA data transmission, a single QP is used for data transfer between two GPUs, which limits kernel performance in network card dual-port and RoCE network scenarios.
      
      In our optimized Internode Normal Kernel, we implemented multiple QPs for data transmission between two GPUs, setting a different QP for each channel. Additionally, we modified the transmission method from IBRC to IBGAD.
      
      Through these optimizations, the Internode Normal Kernel achieves optimal performance in both H800 and H20 environments, with RDMA transmission performance nearly reaching the physical network performance limit. Using the current default statistical method, in 4-node H800 and H20 environments, RDMA performance can reach 60GB/s+.
      5ab80c28
  25. 28 Mar, 2025 2 commits
  26. 06 Mar, 2025 1 commit
  27. 05 Mar, 2025 2 commits