Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
tsoc
superbenchmark
Commits
ce9c3f02
Commit
ce9c3f02
authored
May 27, 2026
by
one
Browse files
Format code
parent
0953c1c6
Changes
3
Show whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
8 additions
and
18 deletions
+8
-18
tests/benchmarks/micro_benchmarks/test_cuda_gemm_flops_performance.py
...arks/micro_benchmarks/test_cuda_gemm_flops_performance.py
+1
-0
tests/benchmarks/micro_benchmarks/test_gemm_flops_performance_base.py
...arks/micro_benchmarks/test_gemm_flops_performance_base.py
+6
-16
tests/benchmarks/micro_benchmarks/test_rocm_gemm_flops_performance.py
...arks/micro_benchmarks/test_rocm_gemm_flops_performance.py
+1
-2
No files found.
tests/benchmarks/micro_benchmarks/test_cuda_gemm_flops_performance.py
View file @
ce9c3f02
...
...
@@ -38,6 +38,7 @@ class CudaGemmFlopsBenchmarkTest(BenchmarkTestCase, unittest.TestCase):
if
dm
.
device_manager
.
get_device_compute_capability
()
not
in
benchmark
.
_CudaGemmFlopsBenchmark__kernel_map
:
assert
(
ret
is
False
)
assert
(
benchmark
.
return_code
==
ReturnCode
.
MICROBENCHMARK_UNSUPPORTED_ARCHITECTURE
)
return
else
:
assert
(
ret
is
True
)
assert
(
benchmark
.
return_code
==
ReturnCode
.
SUCCESS
)
...
...
tests/benchmarks/micro_benchmarks/test_gemm_flops_performance_base.py
View file @
ce9c3f02
...
...
@@ -100,15 +100,10 @@ def test_gemm_flops_performance_base():
assert
(
command
==
expected_command
[
i
])
for
i
,
metric
in
enumerate
(
[
'fp64_m16384_n16384_k16384_flops'
,
'fp32_m16384_n16384_k16384_flops'
,
'fp16_m16384_n16384_k16384_flops'
,
'fp64_tc_m16384_n16384_k16384_flops'
,
'tf32_tc_m16384_n16384_k16384_flops'
,
'bf16_tc_m16384_n16384_k16384_flops'
,
'fp16_tc_m16384_n16384_k16384_flops'
,
'int8_tc_m16384_n16384_k16384_iops'
,
'int4_tc_m16384_n16384_k16384_iops'
'fp64_m16384_n16384_k16384_flops'
,
'fp32_m16384_n16384_k16384_flops'
,
'fp16_m16384_n16384_k16384_flops'
,
'fp64_tc_m16384_n16384_k16384_flops'
,
'tf32_tc_m16384_n16384_k16384_flops'
,
'bf16_tc_m16384_n16384_k16384_flops'
,
'fp16_tc_m16384_n16384_k16384_flops'
,
'int8_tc_m16384_n16384_k16384_iops'
,
'int4_tc_m16384_n16384_k16384_iops'
]
):
assert
(
metric
in
benchmark
.
result
)
...
...
@@ -129,11 +124,7 @@ def test_gemm_flops_performance_base():
command
=
benchmark
.
_bin_name
+
benchmark
.
_commands
[
i
].
split
(
benchmark
.
_bin_name
)[
1
]
assert
(
command
==
expected_command
[
i
])
for
i
,
metric
in
enumerate
(
[
'fp64_m16384_n16384_k16384_flops'
,
'fp32_m16384_n16384_k16384_flops'
,
'fp16_m16384_n16384_k16384_flops'
]
[
'fp64_m16384_n16384_k16384_flops'
,
'fp32_m16384_n16384_k16384_flops'
,
'fp16_m16384_n16384_k16384_flops'
]
):
assert
(
metric
in
benchmark
.
result
)
assert
(
len
(
benchmark
.
result
[
metric
])
==
1
)
...
...
@@ -143,8 +134,7 @@ def test_gemm_flops_performance_base():
assert
(
benchmark
.
run
()
is
True
)
benchmark
=
FakeGemmFlopsBenchmark
(
'fake'
,
parameters
=
'--precision fp32 --shapes 4096,4096,4096 8192:16384:2,4096,8192'
'fake'
,
parameters
=
'--precision fp32 --shapes 4096,4096,4096 8192:16384:2,4096,8192'
)
assert
(
benchmark
.
_benchmark_type
==
BenchmarkType
.
MICRO
)
assert
(
benchmark
.
run
()
is
True
)
...
...
tests/benchmarks/micro_benchmarks/test_rocm_gemm_flops_performance.py
View file @
ce9c3f02
...
...
@@ -95,8 +95,7 @@ T,N,7680,8192,8192,1,8416,0,8416,8416,8416,1, 162675, 6336.5
assert
(
benchmark
.
_process_raw_result
(
4
,
'Invalid raw output'
)
is
False
)
benchmark
=
benchmark_class
(
benchmark_name
,
parameters
=
'--precision fp32_xdlops --shapes 4096,4096,4096 8192:16384:2,4096,8192'
benchmark_name
,
parameters
=
'--precision fp32_xdlops --shapes 4096,4096,4096 8192:16384:2,4096,8192'
)
assert
(
benchmark
.
_preprocess
()
is
True
)
assert
(
len
(
benchmark
.
_commands
)
==
3
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment