Skip to content

GitLab

Unverified Commit 25c73959 authored by Lianmin Zheng's avatar Lianmin Zheng Committed by GitHub
Browse files

Fix input logprob index (#9841) 


Co-authored-by: default avatarSheng Shen <sheng.s@berkeley.edu>
parent f05c6873
Show whitespace changes
Inline Side-by-side
Showing with 20 additions and 18 deletions
python/sglang/srt/managers/scheduler_output_processor_mixin.py
View file @ 25c73959
...@@ -93,12 +93,13 @@ class SchedulerOutputProcessorMixin: ...@@ -93,12 +93,13 @@ class SchedulerOutputProcessorMixin:
# This updates radix so others can match # This updates radix so others can match
self.tree_cache.cache_unfinished_req(req) self.tree_cache.cache_unfinished_req(req)
if req.return_logprob: if batch.return_logprob:
assert extend_logprob_start_len_per_req is not None assert extend_logprob_start_len_per_req is not None
assert extend_input_len_per_req is not None assert extend_input_len_per_req is not None
extend_logprob_start_len = extend_logprob_start_len_per_req[i] extend_logprob_start_len = extend_logprob_start_len_per_req[i]
extend_input_len = extend_input_len_per_req[i] extend_input_len = extend_input_len_per_req[i]
num_input_logprobs = extend_input_len - extend_logprob_start_len num_input_logprobs = extend_input_len - extend_logprob_start_len
if req.return_logprob:
self.add_logprob_return_values( self.add_logprob_return_values(
i, i,
req, req,
...@@ -146,7 +147,7 @@ class SchedulerOutputProcessorMixin: ...@@ -146,7 +147,7 @@ class SchedulerOutputProcessorMixin:
skip_stream_req = req skip_stream_req = req
# Incrementally update input logprobs. # Incrementally update input logprobs.
if req.return_logprob: if batch.return_logprob:
extend_logprob_start_len = extend_logprob_start_len_per_req[i] extend_logprob_start_len = extend_logprob_start_len_per_req[i]
extend_input_len = extend_input_len_per_req[i] extend_input_len = extend_input_len_per_req[i]
if extend_logprob_start_len < extend_input_len: if extend_logprob_start_len < extend_input_len:
...@@ -154,6 +155,7 @@ class SchedulerOutputProcessorMixin: ...@@ -154,6 +155,7 @@ class SchedulerOutputProcessorMixin:
num_input_logprobs = ( num_input_logprobs = (
extend_input_len - extend_logprob_start_len extend_input_len - extend_logprob_start_len
) )
if req.return_logprob:
self.add_input_logprob_return_values( self.add_input_logprob_return_values(
i, i,
req, req,
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment