Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Commits
dc6f80a5
Commit
dc6f80a5
authored
Sep 22, 2025
by
zhuwenwen
Browse files
update tp_size
parent
a441a5d9
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
4 deletions
+4
-4
benchmarks/kernels/benchmark_moe.py
benchmarks/kernels/benchmark_moe.py
+4
-4
No files found.
benchmarks/kernels/benchmark_moe.py
View file @
dc6f80a5
...
...
@@ -718,12 +718,12 @@ def main(args: argparse.Namespace):
intermediate_size
=
config
.
intermediate_size
enable_ep
=
bool
(
args
.
enable_expert_parallel
)
if
enable_ep
:
ensure_divisibility
(
E
,
args
.
tp_size
,
"Number of experts"
)
E
=
E
//
args
.
tp_size
ensure_divisibility
(
E
,
tp_size
,
"Number of experts"
)
E
=
E
//
tp_size
shard_intermediate_size
=
2
*
intermediate_size
else
:
ensure_divisibility
(
intermediate_size
,
args
.
tp_size
,
"intermediate_size"
)
shard_intermediate_size
=
2
*
intermediate_size
//
args
.
tp_size
ensure_divisibility
(
intermediate_size
,
tp_size
,
"intermediate_size"
)
shard_intermediate_size
=
2
*
intermediate_size
//
tp_size
hidden_size
=
config
.
hidden_size
dtype
=
torch
.
float16
if
current_platform
.
is_rocm
()
else
config
.
torch_dtype
use_fp8_w8a8
=
args
.
dtype
==
"fp8_w8a8"
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment