Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
OpenDAS
vllm_cscc
Commits
8f4f77a7
Unverified
Commit
8f4f77a7
authored
Nov 19, 2025
by
Lucas Wilkinson
Committed by
GitHub
Nov 19, 2025
Browse files
[BugFix] Fix false assertion with spec-decode=[2,4,..] and TP>2 (#29036)
Signed-off-by:
Lucas Wilkinson
<
lwilkins@redhat.com
>
parent
22e44ad5
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
vllm/config/compilation.py
vllm/config/compilation.py
+1
-1
No files found.
vllm/config/compilation.py
View file @
8f4f77a7
...
@@ -921,7 +921,7 @@ class CompilationConfig:
...
@@ -921,7 +921,7 @@ class CompilationConfig:
self
,
uniform_decode_query_len
:
int
,
tensor_parallel_size
:
int
self
,
uniform_decode_query_len
:
int
,
tensor_parallel_size
:
int
):
):
multiple_of
=
uniform_decode_query_len
multiple_of
=
uniform_decode_query_len
if
tensor_parallel_size
>
1
:
if
tensor_parallel_size
>
1
and
self
.
pass_config
.
enable_sequence_parallelism
:
multiple_of
=
max
(
uniform_decode_query_len
,
tensor_parallel_size
)
multiple_of
=
max
(
uniform_decode_query_len
,
tensor_parallel_size
)
if
(
if
(
multiple_of
%
uniform_decode_query_len
!=
0
multiple_of
%
uniform_decode_query_len
!=
0
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment