Unverified Commit 8bf507d7 authored by ptarasiewiczNV's avatar ptarasiewiczNV Committed by GitHub
Browse files

[P/D] NixlConnector use cache device index for memory registration (#18969)


Signed-off-by: default avatarPiotr Tarasiewicz <ptarasiewicz@nvidia.com>
parent 306d6040
...@@ -488,7 +488,8 @@ class NixlConnectorWorker: ...@@ -488,7 +488,8 @@ class NixlConnectorWorker:
for cache in cache_list: for cache in cache_list:
base_addr = cache.data_ptr() base_addr = cache.data_ptr()
region_len = self.num_blocks * self.block_len region_len = self.num_blocks * self.block_len
caches_data.append((base_addr, region_len, self.rank, "")) caches_data.append(
(base_addr, region_len, cache.device.index, ""))
kv_caches_base_addr.append(base_addr) kv_caches_base_addr.append(base_addr)
self.kv_caches_base_addr[self.engine_id] = kv_caches_base_addr self.kv_caches_base_addr[self.engine_id] = kv_caches_base_addr
self.num_regions = len(caches_data) self.num_regions = len(caches_data)
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment